This paper presents techniques for designing arbitrary combinational circuits so that any single stuck-at fault will result in either single bit error or unidirectional multibit error at the output. If the outputs are encoded using Berger code or m-out-of-n code, then the proposed technique will enable on-line detection of faults in the circuit.
I. INTRODUCTION
ith the increase in the complexity and density of VLSI chips, transient/intermittent faults have emerged as the dominant failure modes in VLSI circuits [1] [2] . Conventional off-line testing schemes do not detect transient faults since the detection of these faults requires continuous monitoring of the outputs; i.e. the circuits have to be self-checking. A self-checking circuit usually consists of a functional block that generates the encoded outputs, and a checker that checks the validity of the outputs [3] [4] [5] . Self-checking circuits that use m-out-of-n code [6] or Berger code [7] for output encoding, detect stuckat faults that cause single bit error or unidirectional multibit error. Designing logic circuits such that any stuck at-fault causes single bit error or unidirectional multibit error is a challenging problem. Previous work either use PLA structure, or perform algebraic factorization for two-level networks by restricting the use of inverters at the inputs and using only AND/ OR gates [8] [9] . Also, it is assumed that all input lines and their inversions are fault free. In [14] , monotone functions and inverter free realization were used to design strongly fault secure logic net- works. Similarly, inverter free realizations were used in [15] for the design of strongly fault secure and strongly code disjoint circuits. The restriction on the type of gates and on synthesis procedures used for logic circuits usually increases the area overhead. In this paper, we propose techniques for designing bidirectional error-free combinational circuits based on input encoding and output encoding schemes that do not restrict the way the circuit is implemented. The output encoding strategy does not form codewords as used in conventional coding techniques. Our intention here is to design the functional part of a self-checking circuit such that any single stuckat fault will create either single bit error or unidirectional multibit error. Thus by incorporating additional check bits, the output of the functional block can be designed to be a single and unidirectional error detecting code; e.g., Berger code and m-outof-n code.
The techniques presented in this paper can be directly applied to logic circuits described in the PLA format, where symbolic representation is used for the inputs or the outputs or both; i.e., the inputs or the outputs have not been assigned any binary codes. [5] The following algorithm identifies which faults at the input lines might cause bidirectional error at the output. Table II .
The first step results in the following group of outputs (10, 01). By applying step 2 and step 3, the following set is obtained:
The element (C,, C5, B) indicates that cubes C, and C5 are B-bidirectional; i.e., if C is applied to the circuit and input B gets stuck-at-i, then the input will correspond to C5, which will result in the output 01 instead of the fault free output 10. Figure 3 covers the graph in Figure 4) (Figure 2) , an event at input a will cause an event at node x which will also cause events at the k outputs. An event at input a cannot cause a bidirectional change at the output due to the output assignment in algorithm 2. Thus, a transition or a stuck-at fault at node x cannot cause bidirectional error under the given input. Moreover, there might be other paths from an input different from a through node x and to some outputs; however, similar arguments can be made to prove that a fault at node x cannot cause bidirectional error. Consequently, all possible single stuck-at fault will either cause single bit error or unidirectional multibit error at the output. Q.E.D.
TECHNIQUES FOR BIDIRECTIONAL ERROR ELIMINATION
Let us consider the application of the graph embedding procedure to the 3-bit priority encoder shown in Table VI . The graph G for the 3-bit priority encoder is shown in Figure 4 . The procedure will try first graph_embedding(G, G2). In the first iteration, 00 will be used for O encoding. Thus, unidirectional _set(O1) {02, 03, 04}, and unidirectional_set(00) {11, 01 
04.
The following lemma summarizes the main features of the proposed techniques.
Lemma 6: If a combinational circuit is designed such that all faults at the inputs which create bidirectional error at the output are removed, any fault in the circuit, internal or at the inputs, will result in either single bit error or unidirectional multibit error at the output irrespective of the way the circuit is implemented.
Proof: The proof of this lemma is similar to the proof of lemma 5.
A detailed example is considered below to illustrate the application of the proposed techniques.
Lemma 5: If a prime and irredundant combinational logic circuit has its outputs encoded using algorithm 2, then any stuck-at fault (internal or at the input lines) will result in either single bit error or unidirectional multibit error at the output regardless of the way the circuit is implemented.
Example: In this example the application of the encoding techniques on rd53 MCNC benchmark circuit will be considered. .p 32 (4), (5), (11) and (14) [10] . in most cases decreasing the overhead. The output encoding algorithm was applied to a few benchmark circuits to get some estimate of the overhead. Table   X shows the results of these benchmarks. In Table X , #out is the number of output encoding bits used in the algorithm, ovd is the percentage overhead. As in input encoding, the average overhead for the benchmarks circuits is negative, which indicates that on average output encoded circuits require less overhead than the original circuit description. In addition, the number of bits used for encoding the output is only one bit more than the minimum number of bits required. Finally, the output encoding algorithm gives better results than the input encoding algorithm because the output algorithm assign unidirectional codes for two adjacent outputs; this assignment will make one output dominant resulting in fewer number of literals in the final circuit [11] . 6 . CONCLUSION Input and output encoding techniques proposed in this paper guarantee that all stuck-at faults, internal or at the inputs, will cause either single bit error or 
